Diode step stress testing program for JANTX1N5550 by unknown
General Disclaimer 
One or more of the Following Statements may affect this Document 
 
 This document has been reproduced from the best copy furnished by the 
organizational source. It is being released in the interest of making available as 
much information as possible. 
 
 This document may contain data, which exceeds the sheet parameters. It was 
furnished in this condition by the organizational source and is the best copy 
available. 
 
 This document may contain tone-on-tone or color graphs, charts and/or pictures, 
which have been reproduced in black and white. 
 
 This document is paginated as submitted by the original source. 
 
 Portions of this document are not fully legible due to the historical nature of some 
of the material. However, it is the best reproduction available from the original 
submission. 
 
 
 
 
 
 
 
Produced by the NASA Center for Aerospace Information (CASI) 
https://ntrs.nasa.gov/search.jsp?R=19790010026 2020-03-22T01:18:23+00:00Z
/	 -/
- A-CE-161118)	 CIODE STEM STRESS ?ESTaNG
	
N79-18157
:FAM FOE JANTXIN5550 Final ReFcct (DCA
.ibility Lat., Sunnyvale, Calif.)
	
37 p
A?3/MF A01	 CSCI OSA
	 Onclas
63/33 14152
DIODE
STEP STRESS TESTING PROGRAM
MSFC/NASA CONTRACT NUMBER
NASB-3194 4
FINAL REPORT
FOR
J A NT X I N5550
FEBRUARY 1979
Prepared
For
1
1
GEORGE C. MARSHALL SPACt FLIGHT CENTER
NATIONAL AERONAUTICS AND SPACE ADMINISTRATIOM
Marshall Space Flight Center, Alabama 35812
DCA RELIABILITY LABORATORY
SPECIAL PRODUCTS DIVISION
975 BENICIA AVE
SUNNYVALE. CALIFORNIA 94086
J
r^
E	 ^
TWA
RELIABILITY LABORATORY
C	 _NgSq to40,£SS / 
F4oll/	 %II
JANTXIN5550
I	 FORLWORD
I This is a summary of the work performed on NASA Contract
NAS8-31944. The investigation was conducted for the
National Aeronautics and Space Administration, George
C. Marshall Space Flight Center, Huntsville, Alabama.
I
The Contracting Officer's Technical Representative was
Mr. F. Villella.
I The short-term objective of this preliminary study of
I	 transistors, diodes, and FETS was to evaluate the
reliability of these discrete devices, from different
manufacturers, when subjected to power and temperature
I step stress tests.
The long-term objective is to gain more knowledge of
accelerated stress testing for use in future testing of
varieties of discrete devi--es, as well as to determine
which type of stress should be applied to a particular
type of device or design.
I
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1.0	 INTRODUCTION
DCA Reliability Laboratory, under Contract NAS8-31944
for NASA/Marshall Space Flight Center, has compiled
data for the purpose of evaluating the effect of power/
temperature step stress when applied to a variety of
semiconductor devices. This report covers the switch-
ing diode JAN'TX1N5550 manufactured by Semtech and Micro
Semiconductor.
	
1.1	 Sample Distribution
A total of 48 samples from each manufacturer were
submitted to the process outlined in Table 1. In
addition, two control sample units were maintained for
verification of the electrical parametric testing.
	
.0	 TEST REQUIREMENTS
	
2.1	 Electrical
All test samples were subjected to the electrical tests
outlined in Table 2 at each measurement point after
completing the prior power/temperature step stress
point. 'These tests were performed using the Fairchild
Model 600 high-speed computer-controlled tester.
Additional bench testing was also required on the
devices.
	
2.2
	 Stress Circuit
The test circuit shown in Figure 1 was used to power
all of the test- devices during the power/temperature
stress conditions. The voltage was set by VF
 and the
current was varied in order to comply with the speci-
fied power rating for this device. At least one of the
rJANTX1N5550
devices was subjected o maximum rated power (MRP).
All remaining devices sere subjected to no less than
90% of MRP. See Figure 1 for load resistance values
and voltages.
I2.3
	
Group I - Power Stress
Thirty-two units, 16 from each manufacturer, were
submitted to the power stress process. The diodes were
stressed in 500-hour steps at 50, 100, 125, 15U, and
`	 175 percent of maximum rated power for 2500 hours or
until 50''. or more of the devices in a sample lot
failed.* I•.lectrical measurements were performed on all
specified electrical parameters after each power step.
See Table 1.
2.4	 Group II - Temperature Stress I
Thirty-two units, 16 from Each manufacturer, were
submitted to the Temperature Stress I Process. Group
II was subjected to 1600 hours of stress at maximum
rated power in increments of 160 hours. The tempera-
ture was increased in steps of 25 oC, COMITIencing at 750C
and terminating at 300 0C or until 50% or more of the
devices failed.* Electrical measurements were performed
on all specified electrical parameters after each
temperature step. See 'fable 1.
i2.5	 Group III - Temperature Stress II
Thirty-two units, 16 from each manufacturer, were
Isubmitted to the Temperature Stress II Process. Group
III was subjected to 112 hours of stress at maximum
rated power in increments of 16 hours with temperature
steps of 250C, commencing at 150 00 an(! terminatinq at
I
300 00 or until 500 or more of the devices in the sample
lot failed.* Electrical measurements were performed on
*Conditions for failure:
A) Open or short
B) Leakage exceeds the maximum limit by 100 times
C) Other parameters exceed MIL limits by 500 or more
2
iINV
JANTX1N5550
all specified electrical parameters after each tempera-
ture step. See 'fable 1.
3.0	 DISCUSSION OF TEST RESULTS
3.1	 Group I - Power Stress
3.1.1	 Semtech and Micro Semiconductor. All Group I - Power
Stress Testing was stopped 500 hours into the 50% MRP
step because more than 507, of the devices in the Semtech
sample lot failed. It is unusual to have a failure
rate exceeding 50 7, of a sample lot, therefore, a pre-
liminary failure analysis was performed on the Semtech
sample lot. That failure analysis is included as
Appendix A of this report.
3.2	 Group II - Temperature Stress I
3.2.1
	
Semtech. The Semtech sample lut completed 160 hours of
Group II 'Testing before the lot was stopped because
more than 50'^ of the devices failed. The failures
occurred 160 hours into the 75 00-temperature step.
Serial numbers 6613, 6614, 6615, 6616, 6619, 6693,
6694, 6695, 6696, 6697, 6698, and 6699 failed the
maximum I  limit. Typical characteristics of this
sample lot's performance were:
1) The mean value for I  changed 5.085mA from an
initial mean of 37.51nA to a final mean of 5.085:A.
2) The mean value for V 1, 1
 changed O.01V from an
initial mean of 1.041V to a final mean of 1.051V.
3) The mean value for V F2 changed 1.2mV from an
initial mean of 854.4mV to a final mean of 855.6mV.
3
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I
The control units for his sample lot remained constant
throughout the entire 1roup II Testing.
I	 3.2.2	 Micro Semiconductor. The Micro Semiconductor samplelot completed the entire 1600-hour Group II Testing
with no catastrophic failures. Typical characteristics
of this sample lot's performance were:
1) The mean value for I  changed 1.2981jA from an
initial mean of 5.03nA to a final mean of 1.3031 ►A.
2) The mean value for VF'l changed 13.3mV from an
initial mean of 942.1mV to a final mean of 955.4mV.
I
3)	 The mean value for V12 changed 1.8mV from an
initial mean of 857.lmV to a final mean of 858.9mV.
`	 The control units for this sample lot remained constant
i	 throughout the entire Group II Testing.
1	
3.2.3	 Statistical Summary	 Group II
Table 5 outlines the results of Group II - Temperature
I Stress I Testing for each of the electrical parameters
and all of the measurement points for bDth Semtech and
Micro Semiconductor.
3.3
	
Group III - Temperature Stress II
3.3.1	 Semtech. The Semtech sample lot completed a total of
32 hours of Group III Testing before the lot was stopped
because more than 5V of the devices failed. The
failures occurred 16 hours into the 15000-temperature
step but continued processing through the 175 00-temPera-
ture step.
	 Serial numbers 6620, 6621, 6627, 6700,
6701, 6702, 6703, 6704, 6705, 6706, and 6707 Failed the
I maximum I  limit. Typical characteristics of this
sample lot's performance were:
I
4
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1) The mcarn value fc ,, 	 I 	 changed	 2.8611r,A	 from an
initial mean of 27.90riA to a	 filial mean of 2.861rTUN.
2) The mean value for VFl changed 0.001V from an
initial mean of 1.073V to a	 final mean of 1.074V.
I
3) The mean value for VF2 changed 6.OmV from an
initial mean of 872.9mV to a final mean of 866.9mV.
The control units for this sample lot remained constant
throughout the entire Group III Testing.
3.3.2	 Micro Semiconductor. The Micro Semiconductor sample
lot completed the entire 112-hour Group III Testing
I	 with no catastrophic failures. Typical characteristics
of this sample lot's performance were:
1) The mean value for I  changed 53.6OnA from an
initial mean of 14.52nA to a final mean, of 68.12nA.
2) The mean value for V F1 changed 0.005V from an
initial mean of 0.976V to a final mean. of 0.981V.
3) The mean value for VF2 changed 4.8mV from anI
initial mean of 876.4mV to a final mean of 871.6mV.
`	 The control units for this sample lot remained constant
throughout the entire Group III Testing.
3.3.3	 Statistical Summary - Group III
Table 6 outlines the results of Group III - Temperature
Stress II Testing for each of the electrical parameters
and all of the measurement points for both Semtech and
Micro Semiconductor.
4.0	 FI:4AL DATA SUWLNRY
I	 'fable 7 statistically summarizes the change in the
mean value from the zero-hour data to the final data.
The graphs of Figures 2 and 4 plot the cumulative per-
, cent failures versus the temperature stress level for
Group II - Temperature Stress I, and Group III - Tem-
perature Stress II. The graphs of Figures 3 and 5
5
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plot the time step fc Group II (100 hours) and Group
III (16 hours) versus the temperature T I and T 2 calcu-
lated from Figures 2 ind 4. Tables 8 and 9 summarize
the failures encountered for all three stress groups,
where applicable. The failures are separates: into two
categories: catastrophic failures in 'fable 8 and para-
metric failures in 'fable 9. The data from Table 8 was
used as a source for the graphs in Figures 2 and 4.
Figures 2 and 4 were used as a source for the graphs
in Figures 3 and 5 respectively. Junction temperature
is plotted on an inverse hyperbolic scale.
5.0	 CONCLUSIONS
An apparent problem arose in the testing of the Semtech
devices. The failure rate of the Semtech devices
exceeded 50 in all three stress tests at the first
sequence point.
A failure analysis done for the Power Stress Group I
suggests the possibility of a manufacturing problem.
One device studied revealed that its failure was directly
attributed to a crack in the die, assumed to be caused
from a poor die attach during assembly and subsequent
operation. Another device was cross-sectioned at two
different angles and no visible anomalies were noted.
The failure modes could not be precisely determined
although unseen microcracks across the junction were the
suspected cause.
In both of the temperature stress tests, the Semtech
devices exhibited leakage because of conductive external
paint which bridged between the anode and cathode leads,
and because of hygroscopic glass (which is protected
from moisture as long as the paint is undamaged).
Arcing was clearly visible in the paint when one device
was placed under reverse bias of several hundred volts.
f	 The paint of one device was chemically removed, after
which the leakage could be varied at will over a large
JANTX1N5550
range by changing the evice ambient atmosphere. A dry
gas stream played over the diode at room temperature
produced low leakage. Free air produced instability
Iand high leakage. A one-minute HF etch was used to
remove any possible invisible conductive residue of the
Ipaint. After this treatment the glass was still
hygroscopic.
A complete plot and activation energy could not be
calculated for the Semtech sample lot due to an insuf-
ficient number of failure points (Figures 2 and 3). A
plot and activation energy could not be calculated for
I
the Micro Semiconductor sample lot due to an absence of
failures in the Group II and III Testings.
I
A solid circle around a marked point on the graph
indicates an isolated failure point.
The activation energy was calculated from the formula:
Ir
-5
 eV/OK
E	 ti	
t	
8.63	 X	 10
	
1	 - 1 —	 -1 -^	 eV
	
('i)	 Z 1+273 -)	 ( T2+27,.
	
J	
_
I	 Where:	 t  = step of Group II - Temp Stress I = 160 hrs.
t 2 = step of Group III - 'Temp Stress II = 16 firs.
T 1 = temperature in 0C: of 16% failure for Group II.
T2 = temperature in 0  of 16 1U' failure for Group III.
7
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I
i
I	 SWITCHING 1
N =-16-
r
t.
1I	 ^,
I
R1 = iv/1 + 1'^
I	 Pd = I
I
I
FIGURE 1
Power and Temperature stress Circuit
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Per Table 2
Temperature 5tep
Non-Operating	 Power Stress	 Stress
Control Group	 TA = 25°C	 100 Percent MRP
L_ ` 	 Notc 3
0.50 MRP
500 Hours
Note IF
1.0 MRP
500 Hours
Note 1
1.25 MRP
500 Hours
`—_Note 2	
—
^L_
1.5 MRP
500 Hours
JANTX1N5550
(16)
Temperature Step
Stress II
100 Percent MRP
Note 4
T A
 = 150°C
c = 16 Hours
TA = 175°C
t = 16 Hours
TA
 = 200°C
t = 16 flours
25°C Steps
TA = 75°C
t = 160 Hours
TA = 100°C
t = 160
1
 Hours
TA -- 125 °C
t = 160 Hours
25°C Steps
^Notc 2
1.75 MRP	 TT = 300°C	 T = 300°C
500 Hours	 A	 A
t = 160 Hours	 t = 16 Hours
Notc 2	 J L	 _	 __
. Quantity per manufacturer (SEMTECH & MICROSLMICUNDUCTUR )
NOTES:
I ) Electrical measurements per Table 2 were made at 50, 150, 250 and 500 hours.
2) Electrical measurements per Table 2 were made at 10, 25, 50,	 150, 250 and	 500 hour,.
3) Electrical measurements per Table 2 were made at the end of each 160	 hours.
4) Electrical measurements per Table 2 were made at the end of each 16	 hours.
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TABLE 2
rARAME -, .?S AND TEST CONDITIONS
SPEC LIMITS CAT. L1%lITS
UNITSPAR :METER CONDITIONS 1r11N MAX .141N AX
i
I 1.0 100 liA
C^	 v f2 =	 200v
v 1, 1 .6 1.2 I	 .3 1.6 v
@	 I ,	 =	 9.OA (PK)	 PULSLU^. I i
v 1. 2 .6 1.2 .3 1.8 v
@ I	 = 2.011 (N(r PULSED)0
I I
I
i
NOT;7
i
TABLE 3
POWER STRESS BURN-IN CONDITIONS
V F = 1.0v	 I
% PIS
240mA	 50
48OmA	 100
600mA	 125
72OmA
	 150
840mA	 175
I
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FV'P7_
NOTE'
i'OR TABLES
4 THROUGI1 7
The minimum,/maximum initial and final data
generally have an absolute accuracy of ±1`k of
the reading and ± one digit except for readings
greater than 9.99;;A which have a;; absolute accur-
acy of 12% of the reading and ± one digit. The
c:ata also has a resolution for four digits. The
standard deviations, means, delta means, and
average means are, therefore, valid indicators
of trends over time and temperature, excepting
the minor statistical computer error of supply-
ind,a constant number of significant digits.
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APPENDIX A
PRELIMINARY FAILURE ANALYSIS
Power Stress
Semtec h
JANTXIN5550
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JANTX1N5550
FA11,URL: ANA ,YSIL' KLPORT
Job Number:
	 2CN 242-21A
Customer:	 MSFC Step Stress Pro,.;ram
Part Type:
	 Diode, axial leaded
Part Number:	 1N5550
I	 Sample Serial r's: 6605 and 6691
I
Const ructional Ana lysis
The diode scimples are constructed with a ,ilicon die mounted
between axial stud contacts, encased in glass.
Failure Analy sis liepor t
I The parts wore tested in the f0lloWin q sequence:
I 1.	 External Visual
I	 2.	 11ormeticity:	 IMIL-S'1'L-750, Method 1071.1, Cond. If and C
(Acceptable)
I	 3.	 Electrical Test 1: See attached Reliability Data
I
Sheet. The parts failed I  parameter.
4. Stabilization Bake: 150 0C for four hours. Purpose of
I this test was to determine if the I  loakaye current
could be due to ionic contaminants.
I
5. Llectrical `rest 2: The parts were retested and data
I
was recorded.	 (See attached data shoot.)
22
,!ANTX1N5550
r
Procedural Failure Analysis Floes
1.	 No external visual anomalies were noted.
1.	 Curve tracer analysis (F vs. I curves) showed I  to :.e
resistive in nature. hake did not change I  characteristics,
therefore, failure was not due to ionic contaminants.
3. The samples were then sectioned half-way through on the
long axis, so as to show both lead attachments and a
cross-section of the die.
Internal Visual Inspection revealed die attach voids in
greater than 50% area in SIN 6605. The sample also exhibited
a longitudinal microcrack in the die (see Figured and 3).
Conclusion
1. SIN 6605 failure is directly attributable to a crack in
the die assumed to be caused by stresses created from a
poor uie attach during assembly and subsequent operation.
I
2. SIN 6691 was cross-sectioned at two different angles
I
and no visible anomalies were noted. The failure modes
could not be precisely determined although unseen
1	 microcracks .across the junction are the suspected
cause.
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'PA' J ANTX 14"J!
.t!	 1
j
is	 ^	 •'^
'	 r;
MrT
r
r^	 ` r t •`  A. ^.
•'	 I r	 ►
r^	 'W-
S/r, 6605, semtech.
Overall Cross-sectional View, 19X.
Device not acceptable, see Figures 2 and 3.
I-AGIJRE A-2
S/N 6605, Scmtech.
Magnified View of Die, 19X.
NOTE-': L;rge arrow indicates voids in solder.
Small arrow indicates a microcrack.
Device not acceptable. See Figure 3.
2'^
J11NTXIN5550
I I , 9 fl. i
• IGURI• A- i
S/N 6605, Se.mtech, FIOX.
Stain i nq has made the m1crocrack
more prominent. Device not acceptable.
a •	 4. ^^ ^ + t	 '^ y G'. r^ ^r
	
''4ttif y ^h
F I G U RI -- A-4
	
S/N 6691, S •llltvch	 19x.
	Overall Cross-sectionai view 0	 accepted device.
2 G
JANTX1N5550
PIGI E n-5
SIN 009i, Somtecn, 19X.
Overall Cross-sectional View 90", accepted device.
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FAILURE AN,
I
Temperature
I
i
i
I
I
I
I
i
I
I
l
I®®
	 MSFC STET-ST _SS TEST
©®® ID,
 e^	
FAILURE A NLYSIS
p/! 1
	  N5550	 M .t Semtec.•
AILURL VEkIPTCATI(,'. - 	 a'.ix= I .OuA	 rn.jx= 1 _ 7 Vnl t,:
PIV
-volts-
I	 @
r
200	 V.dc
V	 lq
f
9.0 A	 do
INITIAL kEJ.	 A
Seq.#:
tidlTIAL
	 1,CLJ.
FOR:
)1 1040
	 I .'..SmA	 (K) 1.15 I	 0`, 1R
_	
)2 :100 3.^fnA	 (k)
I
1.20 I	 0`; 1}; 
)3 1030 2 . BmA	 (1:) 1 .20 05 1 P
iNTLRNAI, VISUAL INSPECTI
All samples have black paint in various stages of chipping and peeling. No other
anomalies are visible.
PAINT CONDUCTIVITY TEST
An ohm meter was used to test the electrical resistivity of the paint remaininq on the
diodes. Readings were made by pressing the meter probes against the opposite ends of
i
a diode diameter. Results were as follows:
i
SIN	 Resistivity (ohms per diameter)
I
i
01	 430 k-ohms
i 02	 400 k-ohms
I 03	 460 k-ohms
	
C : t	 O3.jtAl.ITY
I
`hFE trace present. Cannot meet stated test conditions.	 (Leaky)
trace very leaky.
D = drift	 H	 nysteresi •;	 Inv	 inversion	 .1	 rc,sistive	 S	 sort	 Uns	 unst001e
Date
MSFC STL I,-s•j :SS TEST	
J111vTx 1 N 5 5 5 o
	 IIDI IPA	 PAILURL A 1LYSIS
^-/
	
Date 1 M	 78
N 2CI4 242-21C
	 PAN 1N5550	 Micro SemiconducLor Co.
FAILURE VERIFI CATION:	 m.ix I . 0uA	 max- 1.2 volts
PIV	 I @	 V
f 
'a	 INITIAL REJ. (#	 INITIAL REJ.
-volts-	 r	 Seq.#:	 FOR:
200 V.dc
	 9.0 A_ do
N
79 I
	315	 I	 I . 8i	 1. 2cj	 14 (300 ', 16, hrs .)
	 I I<
INTERNAL VISUAL INSP I 	..
No visual anomalies wvte found.
PAINT CONDUCTIV ITY TEST
No visible paint remained on the sample. The diode was proWd across the glass body
with a meyohm meter, and no residual conductivity was found.
HERMETICITY (Gross Leakage)
No hermeticity failure was found.
`hFE trace present. Cannot meet stated test conditicns. 	 (Leaky)
hFE trace very leaky.
-irift
	
H	 h./sterosis	 Ir,v	 invertion	 R	 resistive	 S	 soft	 Uns = unstable
rJANTX1N5550
I
CONCLUSIONS
I
The Semtech devices exhibited leakage because of conductive
I external paint which bridged between the anode and cathode
leads, and because of hygroscopic glass (which is protected
I
from moisture as long as the paint is undamaged).
Arcing was clearly visible in the paint when S/N 02 was
placed under reverse bias of several hundred volts. S/N O1
and 03 had lost electrical conductivity and continuity in
the paint layer.
The paint of S/N 02 was chemically removed, after which the
leakage could be varied at will over a large range by changing
the device ambient atmosphere. A dry gas stream played over
the diode at room temperature produced low leakage. Free
air produced instability and high leakage. A one minute IIF
etch was ujed to remove any possible invisible conductive:
residue of the paint. After this treatment the glass was
still hygroscopic.
1
S/N 6679 (Micro Semiconductor)
The slight excess of 0.8UA above the acceptable leakage
I
limit is c. e to contamination within the case. 'There is no
evidence of junction damage in the curve trace.
I^r^A' k.
I
I
I
I
I
I
I
i
I
f'1c;URE H-i
S/N 02, Semtech, 23X.
Overai] view of Semtech device showing damaged
paint and accessible metal edcles of the leads.
S/14 6079, Micro Semiconductor 16X.
Overall View. No visual anomalies noted.
JANTUN5550
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